www. O S N E W S .com
News Features Interviews
BlogContact Editorials

AMD details ThreadRipper, Epyc processors
By Thom Holwerda on 2017-05-31 22:45:19

At today's press conference, AMD has confirmed that the 16 core processor will for most purposes be half of an Epyc processor. This means that the two die MCM chip will feature 4 DDR4 channels and a whopping 64 lanes of PCIe, with all 64 lanes being enabled for all ThreadRipper SKUs. This will be broken up into 60+4: 60 lanes directly from the CPU for feeding PCIe and M.2 slots, and then another 4 lanes going to the chipset (with an undisclosed number of lanes then coming off of it) to drive basic I/O, USB, and other features. AMD seems to be particularly relishing the point on PCIe lanes in light of the yesterday's Intel HEDT announcement, which maxes out at 44 lanes and no chip below $1000 actually has all of them enabled.

All this competition.

9  Comments - Printer friendly - Related stories
Recent related stories
- The AMD 2nd generation Ryzen deep dive - 2018-04-20
- AMD Ryzen 2nd gen details - 2018-04-13
- Security researchers publish Ryzen flaws - 2018-03-14
- AMD returns to full-year profitability - 2018-02-01
- AMD pushing out open-source Vulkan driver - 2017-12-13
- More related articles
 

Tell a friend
Your full name:
Your email address:
Your friend's email:
Anti-spam measure:
5+2=

News Features Interviews
BlogContact Editorials


WAP site - RSS feed
© OSNews LLC 1997-2007. All Rights Reserved.
The readers' comments are owned and a responsibility of whoever posted them.
Prefer the desktop version of OSNews?